

FPGAScope

ECE241 Final Project

Rahil Harit-Singh and Ayan Ali

FPGAScope

ECE241 Final Project

Project Description

Rahil Harit-Singh and Ayan Ali

Our project is a 4-channel oscilloscope.


Technical Specifications

- Up to 25kHz wave as the current sample rate of the ADC is 50KSPS/channel.
- Up to 2.5V maximum amplitude with an offset of 1.25V required for every wave, given that the ADC is placed in unipolar.
- Timebase range goes from 5s down to 50 μ s, voltage scaling available from 50mV to 2V.

Features

- The scope contains a start-menu, a waveform-screen, and a help-screen with the project's keybinds.
- The scope contains live-readouts of Vmax, Vmin, Vp2p, Period, and Frequency.
- The scope contains cursors that are adjustable to gauge voltage and time differentials.
- The scope has an adjustable time-base and voltage scaling alongside independent offsets in both the time and voltage axis for each channel.
- Contains Single, Normal, and Auto Trigger types with both falling and rising variants.

General Block Diagram





FPGAScope

ECE241 Final Project


Project Specifics


Rahil Harit-Singh and Ayan Ali








Full Quality: <https://drive.google.com/drive/folders/1YEOpY6BVlhRprcqWDSjgAMX5UXb0tUFo?usp=sharing>























FPGAScope

ECE241 Final Project



Project in Action

Rahil Harit-Singh and Ayan Ali

00:20:54.2783

FPGAScope - Build 11-25-2025

Press s to Start




00:21:05.6113

FPGAScope - Build 11-25-2025

KEYBOARD CONTROLS

c - start oscilloscope
h - show help
b - quit back
r - run/stop
t - trigger mode c
e - trigger edge c
u - level up
d - level down

v/u - volts/div
a/z - time/div



DELL

06:21:01.7433

FPGAScope - Build 11-25-2025

U: 500mV
T: 500us

CHAN C1 C2 C3 C4
DR: V1 V1 X2 Y2
CH1 U: +0.53 T: +00
CH2 U: +2.52 T: +05
CH3 U: +0.15 T: +00
CH4 U: +0.07 T: +00

X1: 135 X2: 377 dx: 242
Y1: 161 Y2: 292 dy: 131

0.025 0.062
0.015 0.048


0.000 0.000
0.000 0.000

0.025 0.062
0.015 0.048

0.000 0.000
0.000 0.000

0.000 0.000
0.000 0.000

RUN AUTO RISE




FPGAScope


ECE241 Final Project

Bug Fixes

Rahil Harit-Singh and Ayan Ali




This display bug happened as my code handles only 4-bit color in an effort to reduce displayBuffer.v size. The vga screen expects a 8-bit color for each RGB. This fix was to add extra bits to the end of the color value when passing to VGA.



This display bug happened when the green and blue connections wires were flipped due to a typo.




This bug has happened when experimenting with a dynamic buffer size, the issue was that for every increase of the time-scale less data would be able to be displayed per pixel slice of the screen and so it would take smaller and smaller portions of the screen from the left hand side, hence you can see the most zoomed in section on the left.



In an effort to fix this, we tried to repeat the data across the screen to span the full area, but this would simply result in repetitions of the same waveform with cutoffs.

We resolved the final fix would be to actually increase the number of samples taken, i.e. increase the size of the sampling ring buffer and then sample as much or as little as needed.

The issue here is we run into an acquisition time issue, this can be solved by having a dynamic sample rate to only store as much as needed in the buffer.



Here we see that two channels seem to blend into one channel and the other channels have lots of noise. Taking each problem sequentially:

1. The spikes comes from the fact the since we were round-robbing our samples from the ADC we left some holes in our buffers, this was solved using linear interpolation.
2. The two channels as one comes down to timing issues some data bleeding from CH1 into CH2, this was solved by making sure our `ltc2308Reader.v` file was using the correct clock cycles.
3. The noise is a result of electromagnetic noise between the pins in the ADC, lowering the amplitude solves this issue. In the future we would aim to have an external multi-channel ADC so we don't have to share polling between channels.

FPGAScope

ECE241 Final Project

Project Demo

Rahil Harit-Singh and Ayan Ali

FPGAScope

ECE241 Final Project

Future Work

Rahil Harit-Singh and Ayan Ali

new ADC

1. One quick way of improving the scope and in turn reducing complexity would be to use the GPIO pins and have bipolar-multi-channel (or multiple) ADCs so that we are able to remove our stop-gap to make multi-channel work. We would also be able to have a larger voltage range and be able to display negative values such that we don't need a voltage offset.

textComposer.v

2. Some other fixes would be to rewrite our textComposer.v file to use functions, use systemVerilog, or to call from a custom LUT that is generated using a python script rather than having to edit a 2300+ line file.

bugs

3. With these two additions, we would be able to get rid of a huge amount of complexity thereby reducing our bugs significantly and allowing us to solve all remaining bugs and flesh out all remaining features.

KSPS

4. Increasing our sampling rate would allow us to sample higher frequencies without loosing too much data.

interpolation

5. Using a sinc interpolation would better than linear interpolation, making our zoomed-in waveforms at high frequency cleaner.

aliasing

6. Increasing screen resolution or other buffer size-related issues would get rid of aliasing and allow us to see zoomed out waves in full detail.

FPGAScope

ECE241 Final Project

Thank you!

Rahil Harit-Singh and Ayan Ali